Sciweavers

838 search results - page 139 / 168
» Admission control in Peer-to-Peer: design and performance ev...
Sort
View
ICWS
2009
IEEE
14 years 4 months ago
Adaptive Prefetching Scheme Using Web Log Mining in Cluster-Based Web Systems
The main memory management has been a critical issue to provide high performance in web cluster systems. To overcome the speed gap between processors and disks, many prefetch sche...
Heung Ki Lee, Baik Song An, Eun Jung Kim
ISCA
2007
IEEE
111views Hardware» more  ISCA 2007»
14 years 2 months ago
Express virtual channels: towards the ideal interconnection fabric
Due to wire delay scalability and bandwidth limitations inherent in shared buses and dedicated links, packet-switched on-chip interconnection networks are fast emerging as the per...
Amit Kumar 0002, Li-Shiuan Peh, Partha Kundu, Nira...
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
14 years 1 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...
ITS
2004
Springer
99views Multimedia» more  ITS 2004»
14 years 1 months ago
Promoting Effective Help-Seeking Behavior Through Declarative Instruction
The ability to use help-resources efficiently is an important skill in any learning environment, whether the student is in a traditional classroom or is using an Intelligent Tutor...
Ido Roll, Vincent Aleven, Kenneth R. Koedinger
TC
2011
13 years 2 months ago
Software-Based Cache Coherence with Hardware-Assisted Selective Self-Invalidations Using Bloom Filters
— Implementing shared memory consistency models on top of hardware caches gives rise to the well-known cache coherence problem. The standard solution involves implementing cohere...
Thomas J. Ashby, Pedro Diaz, Marcelo Cintra