Sciweavers

258 search results - page 30 / 52
» An Optical Simulation of Shared Memory
Sort
View
ICCD
2008
IEEE
115views Hardware» more  ICCD 2008»
14 years 6 months ago
Techniques for increasing effective data bandwidth
—In this paper we examine techniques for increasing the effective bandwidth of the microprocessor offchip interconnect. We focus on mechanisms that are orthogonal to other techni...
Christopher Nitta, Matthew Farrens
DAGSTUHL
2003
13 years 11 months ago
Removing Some 'A' from AI: Embodied Cultured Networks
We embodied networks of cultured biological neurons in simulation and in robotics. This is a new research paradigm to study learning, memory, and information processing in real tim...
Douglas J. Bakkum, Alexander C. Shkolnik, Guy Ben-...
HPCA
2008
IEEE
14 years 10 months ago
Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems
Cache partitioning and sharing is critical to the effective utilization of multicore processors. However, almost all existing studies have been evaluated by simulation that often ...
Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, X...
ISPASS
2009
IEEE
14 years 4 months ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...
CCR
2005
103views more  CCR 2005»
13 years 9 months ago
Part III: routers with very small buffers
Internet routers require buffers to hold packets during times of congestion. The buffers need to be fast, and so ideally they should be small enough to use fast memory technologie...
Mihaela Enachescu, Yashar Ganjali, Ashish Goel, Ni...