Sciweavers

180 search results - page 29 / 36
» Analog Circuit Modeling in SystemC
Sort
View
DATE
1998
IEEE
98views Hardware» more  DATE 1998»
14 years 2 months ago
AFTA: A Formal Delay Model for Functional Timing Analysis
Despite its importance, we find that a rigorous theoretical foundation for performing timing analysis has been lacking so far. As a result, we have initiated a research project th...
V. Chandramouli, Jesse Whittemore, Karem A. Sakall...
ISCAS
2006
IEEE
133views Hardware» more  ISCAS 2006»
14 years 3 months ago
Neuronal ion-channel dynamics in silicon
Abstract— We present a simple silicon circuit for modelling voltagedependent ion channels found within neural cells, capturing both the gating particle’s sigmoidal activation (...
Kai M. Hynna, Kwabena Boahen
DATE
2004
IEEE
144views Hardware» more  DATE 2004»
14 years 1 months ago
Smaller Two-Qubit Circuits for Quantum Communication and Computation
We show how to implement an arbitrary two-qubit unitary operation using any of several quantum gate libraries with small a priori upper bounds on gate counts. In analogy to librar...
Vivek V. Shende, Igor L. Markov, Stephen S. Bulloc...
CSREAESA
2004
13 years 11 months ago
CMOS Implementation of Phase-Encoded Complex-Valued Artificial Neural Networks
- The model of a simple perceptron using phase-encoded inputs and complex-valued weights is presented. Multilayer two-input and three-input complex-valued neurons (CVNs) are implem...
Howard E. Michel, David Rancour, Sushanth Iringent...
WCE
2007
13 years 11 months ago
Circuit Noise Interference on Sampling Clock and Its Effect on A/D Conversion
—Clock jitter and its effects on signal-to-noise ratio (SNR) were widely investigated in the published literatures. However, most of the issues mainly focused on white-Gaussian-n...
Sun Lei, An Jianping, Wu Yanbo