Sciweavers

64 search results - page 8 / 13
» Application of instruction analysis scheduling techniques to...
Sort
View
DAC
1998
ACM
14 years 9 months ago
Power Optimization of Variable Voltage Core-Based Systems
The growing class of portable systems, such as personal computing and communication devices, has resulted in a new set of system design requirements, mainly characterized by domin...
Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkon...
ICC
2007
IEEE
147views Communications» more  ICC 2007»
14 years 2 months ago
Performance Analysis of Adaptive Rate Scheduling Scheme for 3G WCDMA Wireless Networks with Multi-Operators
— Sharing of 3G network infrastructure among operators offers an alternative solution to reducing the investment in the coverage phase of WCDMA. For radio access network (RAN) sh...
Salman AlQahtani, Ashraf S. Mahmoud, Asrar U. Shei...
MICRO
2008
IEEE
138views Hardware» more  MICRO 2008»
14 years 3 months ago
Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs
As the number of transistors integrated on a chip continues to increase, a growing challenge is accurately modeling performance in the early stages of processor design. Analytical...
Xi E. Chen, Tor M. Aamodt
HPCA
2006
IEEE
14 years 9 months ago
Store vectors for scalable memory dependence prediction and scheduling
Allowing loads to issue out-of-order with respect to earlier unresolved store addresses is very important for extracting parallelism in large-window superscalar processors. Blindl...
Samantika Subramaniam, Gabriel H. Loh
MICRO
1994
IEEE
85views Hardware» more  MICRO 1994»
14 years 21 days ago
A high-performance microarchitecture with hardware-programmable functional units
This paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Throu...
Rahul Razdan, Michael D. Smith