Sciweavers

77 search results - page 7 / 16
» Architectural Support for Runtime 2D Partial Reconfiguration
Sort
View
160
Voted
ASAP
2007
IEEE
203views Hardware» more  ASAP 2007»
15 years 11 months ago
Reconfigurable Universal Adder
In this paper we present a novel adder/subtracter arithmetic unit that combines Binary and Binary Code Decimal (BCD) operations. The proposed unit uses effective addition/subtract...
Humberto Calderon, Georgi Gaydadjiev, Stamatis Vas...
152
Voted
FPL
2005
Springer
89views Hardware» more  FPL 2005»
16 years 1 months ago
Automatic Creation of Domain-Specific Reconfigurable CPLDs for SoC
Many System-on-a-Chip devices would benefit from the inclusion of reprogrammable logic on the silicon die, as it can add general computing ability, provide run-time reconfigurabil...
Mark Holland, Scott Hauck
VLSID
2002
IEEE
126views VLSI» more  VLSID 2002»
16 years 7 months ago
A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication
With the projected significant growth in mobile internet and multimedia services, there is a strong demand for nextgeneration appliances capable of wireless image communication. O...
Debashis Panigrahi, Clark N. Taylor, Sujit Dey
LCPC
2000
Springer
15 years 11 months ago
SmartApps: An Application Centric Approach to High Performance Computing
State-of-the-art run-time systems are a poor match to diverse, dynamic distributed applications because they are designed to provide support to a wide variety of applications, with...
Lawrence Rauchwerger, Nancy M. Amato, Josep Torrel...
ISORC
2006
IEEE
16 years 1 months ago
An Infrastructure for Adaptive Fault Tolerance on FT-CORBA
The fault tolerance provided by FT-CORBA is basically static, that is, once the fault tolerance properties of a group of replicated processes defined, they cannot be modified in r...
Lau Cheuk Lung, Fábio Favarim, Giuliana Tei...