Sciweavers

23406 search results - page 162 / 4682
» Architecture, Design, Implementation
Sort
View
ARITH
1999
IEEE
15 years 8 months ago
Reduced Latency IEEE Floating-Point Standard Adder Architectures
The design and implementation of a double precision floating-point IEEE-754 standard adder is described which uses "flagged prefix addition" to merge rounding with the s...
Andrew Beaumont-Smith, Neil Burgess, S. Lefrere, C...
146
Voted
CODES
2006
IEEE
15 years 9 months ago
Yield prediction for architecture exploration in nanometer technology nodes: : a model and case study for memory organizations
Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing ...
Antonis Papanikolaou, T. Grabner, Miguel Miranda, ...
138
Voted
IPPS
2007
IEEE
15 years 10 months ago
Optimizing the Fast Fourier Transform on a Multi-core Architecture
The rapid revolution in microprocessor chip architecture due to multicore technology is presenting unprecedented challenges to the application developers as well as system softwar...
Long Chen, Ziang Hu, Junmin Lin, Guang R. Gao
152
Voted
SCESM
2006
ACM
247views Algorithms» more  SCESM 2006»
15 years 9 months ago
Automating software architecture exploration with M2Aspects
An important step in the development of large-scale distributed reactive systems is the design of effective system architectures. The early availability of prototypes facilitates...
Ingolf H. Krüger, Gunny Lee, Michael Meisinge...
176
Voted
VLSID
2001
IEEE
200views VLSI» more  VLSID 2001»
16 years 4 months ago
Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures
The emergence of several communication architectures for System-on-Chips provides designers with a variety of design alternatives. In addition, the need to customize the system ar...
Kanishka Lahiri, Sujit Dey, Anand Raghunathan