Sciweavers

1381 search results - page 104 / 277
» Architecture and Design of a High Performance SRAM for SOC D...
Sort
View
ANCS
2011
ACM
12 years 8 months ago
ReClick - A Modular Dataplane Design Framework for FPGA-Based Network Virtualization
Network virtualization has emerged as a powerful technique to deploy novel services and experimental protocols over shared network infrastructures. Although recent research has hi...
Deepak Unnikrishnan, Justin Lu, Lixin Gao, Russell...
HPCA
2005
IEEE
14 years 1 months ago
Exploring the Design Space of Power-Aware Opto-Electronic Networked Systems
As microprocessors become increasingly interconnected, the power consumed by the interconnection network can no longer be ignored. Moreover, with demand for link bandwidth increas...
Xuning Chen, Li-Shiuan Peh, Gu-Yeon Wei, Yue-Kai H...
ASPDAC
2000
ACM
104views Hardware» more  ASPDAC 2000»
14 years 18 days ago
Design of digital neural cell scheduler for intelligent IB-ATM switch
— We present the architecture of the ATM banyan switch composed of pattern process and high-speed digital neural cell scheduler. An input buffer type ATM switch with a window-bas...
J.-K. Lee, Seung-Min Lee, Mike Myung-Ok Lee, D.-W....
VLSID
2010
IEEE
173views VLSI» more  VLSID 2010»
14 years 4 days ago
Voltage-Frequency Planning for Thermal-Aware, Low-Power Design of Regular 3-D NoCs
Network-on-Chip combined with Globally Asynchronous Locally Synchronous paradigm is a promising architecture for easy IP integration and utilization with multiple voltage levels. ...
Mohammad Arjomand, Hamid Sarbazi-Azad
NETWORK
2007
163views more  NETWORK 2007»
13 years 7 months ago
A Cross-Layering Design for IPv6 Fast Handover Support in an IEEE 802.16e Wireless MAN
Broadband wireless access networks, such as the IEEE 802.16 standard for wireless metropolitan area networks (WMANs), aim to provide high bandwidth, low-cost, scalable solutions t...
Youn-Hee Han, Heejin Jang, JinHyeock Choi, Byungjo...