Sciweavers

643 search results - page 24 / 129
» Architectures for function evaluation on FPGAs
Sort
View
DAC
2006
ACM
14 years 8 months ago
Synthesis of high-performance packet processing pipelines
Packet editing is a fundamental building block of data communication systems such as switches and routers. Circuits that implement this function are critical and define the featur...
Cristian Soviani, Ilija Hadzic, Stephen A. Edwards
CBSE
2009
Springer
14 years 2 months ago
Integrating Functional and Architectural Views of Reactive Systems
An integrated model-based development approach has to capture the relationship between requirements, design, and implementation models. In the requirements engineering phase, the m...
Jewgenij Botaschanjan, Alexander Harhurin
DATE
2008
IEEE
121views Hardware» more  DATE 2008»
14 years 2 months ago
Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures
As levels of parallelism are becoming increasingly complex in multiprocessor architectures, GALS, and asynchronous circuits, methodologies and software tools are needed to verify ...
Nicolas Coste, Hubert Garavel, Holger Hermanns, Ri...
GCSE
2001
Springer
14 years 7 days ago
Scenario-Based Generation and Evaluation of Software Architectures
Architecture conception is a difficult and time consuming process, requiring advanced skills from the software architect. The tasks of an architect are alleviated if means can be p...
Hans de Bruijn, Johannes C. van Vliet
CASES
2009
ACM
14 years 2 months ago
Fine-grain performance scaling of soft vector processors
Embedded systems are often implemented on FPGA devices and 25% of the time [2] include a soft processor— a processor built using the FPGA reprogrammable fabric. Because of their...
Peter Yiannacouras, J. Gregory Steffan, Jonathan R...