338 search results - page 44 / 68 » Automated Performance Prediction of Message-Passing Parallel... |
MICRO
2007
IEEE
14 years 2 months ago
2007
IEEE
The recent design shift towards multicore processors has spawned a significant amount of research in the area of program parallelization. The future abundance of cores on a singl...
CASES
2007
ACM
14 years 14 days ago
2007
ACM
Many MPSoC applications are loop-intensive and amenable to automatic parallelization with suitable compiler support. One of the key components of any compiler-parallelized code is...
CISIS
2008
IEEE
13 years 10 months ago
2008
IEEE
While memory-safe and type-safe languages have been available for many years, the vast majority of software is still implemented in type-unsafe languages such as C/C++. Despite ma...
JPDC
2006
13 years 8 months ago
2006
Irregular parallel algorithms pose a significant challenge for achieving high performance because of the difficulty predicting memory access patterns or execution paths. Within an...
ISHPC
2000
Springer
14 years 2 days ago
2000
Springer
Deeply pipelined high performance processors require highly accurate branch prediction to drive their instruction fetch. However there remains a class of events which are not easi...