Sciweavers

4359 search results - page 30 / 872
» Automated Pipeline Design
Sort
View
FPL
2007
Springer
121views Hardware» more  FPL 2007»
14 years 2 months ago
Improving Pipelined Soft Processors with Multithreading
Designers of FPGA-based systems are increasingly including soft processors—processors implemented in programmable logic—in their designs. Any combination of area, clock freque...
Martin Labrecque, J. Gregory Steffan
ICCD
2004
IEEE
71views Hardware» more  ICCD 2004»
14 years 4 months ago
On-Chip Transparent Wire Pipelining
Wire pipelining has been proposed as a viable mean to break the discrepancy between decreasing gate delays and increasing wire delays in deep-submicron technologies. Far from bein...
Mario R. Casu, Luca Macchiarulo
LPAR
2005
Springer
14 years 1 months ago
Deciding Separation Logic Formulae by SAT and Incremental Negative Cycle Elimination
Separation logic is a subset of the quantifier-free first order logic. It has been successfully used in the automated verification of systems that have large (or unbounded) inte...
Chao Wang, Franjo Ivancic, Malay K. Ganai, Aarti G...
DAC
2003
ACM
14 years 9 months ago
Multilevel global placement with retiming
Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous designs, this requires retiming and pipel...
Jason Cong, Xin Yuan
EGC
2005
Springer
14 years 1 months ago
OpenMolGRID: Using Automated Workflows in GRID Computing Environment
Quantitative Structure Activity/Property Relationship (QSAR/QSPR) model development is a complex and time-consuming procedure involving data gathering and preparation. It plays an ...
Sulev Sild, Uko Maran, Mathilde Romberg, Bernd Sch...