1151 search results - page 50 / 231 » Automatic Generation of Complex Properties for Hardware Desi... |
136
click to vote
DATE
2002
IEEE
15 years 8 months ago
2002
IEEE
This paper develops an improved approach for hierarchical functional test generation for complex chips. In order to deal with the increasing complexity of functional test generati...
148
click to vote
ICCAD
2002
IEEE
16 years 22 days ago
2002
IEEE
In this survey, we outline basic SAT- and ATPGprocedures as well as their applications in formal hardware verification. We attempt to give the reader a trace trough literature and...
133
click to vote
ACL
2007
15 years 5 months ago
2007
This paper presents a method for the automatic generation of a table-of-contents. This type of summary could serve as an effective navigation tool for accessing information in lon...
115
click to vote
ISPD
2000
ACM
15 years 8 months ago
2000
ACM
Recently, a deterministic algorithm based on the O-tree representation has been proposed. This method generates excellent layout results on MCNC test cases with O(n3 ) complexity,...
124
click to vote
ISCA
2000
IEEE
15 years 8 months ago
2000
IEEE
As microprocessors continue to evolve, many optimizations reach a point of diminishing returns. We introduce HLS, a hybrid processor simulator which uses statistical models and sy...