Sciweavers

179 search results - page 17 / 36
» Automatic High Level Assertion Generation and Synthesis for ...
Sort
View
CODES
1997
IEEE
13 years 11 months ago
Optimizing communication in embedded system co-simulation
The Pia hardware-software co-simulator provides substantial speedups over traditional co-simulation methods by permitting dynamic changes in the level of detail when simulating co...
Ken Hines, Gaetano Borriello
DATE
2010
IEEE
183views Hardware» more  DATE 2010»
13 years 6 months ago
Toward optimized code generation through model-based optimization
—Model-Based Development (MBD) provides an al level of abstraction, the model, which lets engineers focus on the business aspect of the developed system. MBD permits automatic tr...
Asma Charfi, Chokri Mraidha, Sébastien G&ea...
DATE
2008
IEEE
81views Hardware» more  DATE 2008»
14 years 1 months ago
Using UML as Front-end for Heterogeneous Software Code Generation Strategies
In this paper we propose an embedded software design flow, which starts from an UML model and provides automatic mapping to other models like Simulink or finite-state machines (FS...
Lisane B. de Brisolara, Marcio F. da S. Oliveira, ...
ISQED
2006
IEEE
118views Hardware» more  ISQED 2006»
14 years 1 months ago
Language-Based High Level Transaction Extraction on On-chip Buses
Abstract— With the increasing in silicon densities, SoC designs are the stream in modern electronics systems. Accordingly, the verification for SoC designs is crucial. One of th...
Yi-Le Huang, Chun-Yao Wang, Richard Yeh, Shih-Chie...
FPL
2004
Springer
205views Hardware» more  FPL 2004»
14 years 26 days ago
A System Level Resource Estimation Tool for FPGAs
Abstract. High level modeling tools make it possible to synthesize a high performance FPGA design directly from a Simulink model. Accurate estimates of the FPGA resources required ...
Changchun Shi, James Hwang, Scott McMillan, Ann Ro...