Sciweavers

286 search results - page 4 / 58
» Cache Remapping to Improve the Performance of Tiled Algorith...
Sort
View
DFT
2008
IEEE
120views VLSI» more  DFT 2008»
14 years 1 months ago
Built-in-Self-Diagnostics for a NoC-Based Reconfigurable IC for Dependable Beamforming Applications
Integrated circuits (IC) targeting at the streaming applications for tomorrow are becoming a fast growing market. Applications such as beamforming require mass computing capabilit...
Oscar Kuiken, Xiao Zhang, Hans G. Kerkhoff
ICCAD
2005
IEEE
130views Hardware» more  ICCAD 2005»
14 years 4 months ago
A cache-defect-aware code placement algorithm for improving the performance of processors
— Yield improvement through exploiting fault-free sections of defective chips is a well-known technique [1][2]. The idea is to partition the circuitry of a chip in a way that fau...
Tohru Ishihara, Farzan Fallah
MSS
1999
IEEE
203views Hardware» more  MSS 1999»
13 years 11 months ago
Improved Adaptive Replacement Algorithm for Disk-Caches in HSM Systems
With an ever increasing amount of data to store, hierarchical storage management (HSM) systems must still use tape for tertiary storage. A disk cache is used to reduce the access ...
Ulrich Hahn, Werner Dilling, Dietmar Kaletta
ISCA
2003
IEEE
212views Hardware» more  ISCA 2003»
14 years 19 days ago
A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels
Trends in microprocessors of increasing die size and clock speed and decreasing feature sizes have fueled rapidly increasing performance. However, the limited improvements in DRAM...
Jinwoo Suh, Eun-Gyu Kim, Stephen P. Crago, Lakshmi...
DATE
2009
IEEE
110views Hardware» more  DATE 2009»
14 years 2 months ago
Light NUCA: A proposal for bridging the inter-cache latency gap
Abstract—To deal with the “memory wall” problem, microprocessors include large secondary on-chip caches. But as these caches enlarge, they originate a new latency gap between...
Darío Suárez Gracia, Teresa Monreal,...