Sciweavers

473 search results - page 60 / 95
» Cache-Conscious Structure Layout
Sort
View
DAC
2000
ACM
14 years 8 months ago
Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter
This paper presents a D/A converter with a 14-bit intrinsic linearity in 0.5?m CMOS technology, which has been designed using a systematic design methodology for current-steering ...
Geert Van der Plas, Jan Vandenbussche, Walter Daem...
ICCAD
2004
IEEE
64views Hardware» more  ICCAD 2004»
14 years 4 months ago
Simultaneous design and placement of multiplexed chemical processing systems on microchips
Microchip structures represent an attractive platform for microscale chemical processing of fluidic systems. However, standardized design methods for these devices have not yet b...
Anton J. Pfeiffer, Tamal Mukherjee, Steinar Hauan
ICECCS
2009
IEEE
106views Hardware» more  ICECCS 2009»
14 years 2 months ago
Visual Comparison of Graphical Models
Collaborative development, incremental design and revision management require the ability to compare different versions of software artifacts. There are well-established approache...
Arne Schipper, Hauke Fuhrmann, Reinhard von Hanxle...
ISCA
2008
IEEE
113views Hardware» more  ISCA 2008»
14 years 1 months ago
Running a Quantum Circuit at the Speed of Data
We analyze circuits for a number of kernels from popular quantum computing applications, characterizing the hardware resources necessary to take ancilla preparation off the critic...
Nemanja Isailovic, Mark Whitney, Yatish Patel, Joh...
DSD
2006
IEEE
113views Hardware» more  DSD 2006»
14 years 1 months ago
An Asynchronous PLA with Improved Security Characteristics
Programmable logic arrays (PLAs) present an alternative to logic-gate based design. We propose the transistor level structure of a PLA for single-rail asynchronous applications. T...
Petros Oikonomakos, Simon W. Moore