Sciweavers

169 search results - page 20 / 34
» Caching Intermediate Results for Program Improvement
Sort
View
LCTRTS
2007
Springer
14 years 1 months ago
Integrated CPU and l2 cache voltage scaling using machine learning
Embedded systems serve an emerging and diverse set of applications. As a result, more computational and storage capabilities are added to accommodate ever more demanding applicati...
Nevine AbouGhazaleh, Alexandre Ferreira, Cosmin Ru...
MICRO
2000
IEEE
80views Hardware» more  MICRO 2000»
14 years 2 days ago
Silent stores for free
Silent store instructions write values that exactly match the values that are already stored at the memory address that is being written. A recent study reveals that significant ...
Kevin M. Lepak, Mikko H. Lipasti
PPSN
2004
Springer
14 years 1 months ago
Detecting and Pruning Introns for Faster Decision Tree Evolution
We show how the understandability and speed of genetic programming classification algorithms can be improved, without affecting the classification accuracy. By analyzing the dec...
Jeroen Eggermont, Joost N. Kok, Walter A. Kosters
MPC
2010
Springer
165views Mathematics» more  MPC 2010»
14 years 14 days ago
Dependently Typed Grammars
Parser combinators are a popular tool for designing parsers in functional programming languages. If such combinators generate an abstract representation of the grammar as an interm...
Kasper Brink, Stefan Holdermans, Andres Löh
MICRO
2007
IEEE
184views Hardware» more  MICRO 2007»
14 years 1 months ago
Data Access Partitioning for Fine-grain Parallelism on Multicore Architectures
The recent design shift towards multicore processors has spawned a significant amount of research in the area of program parallelization. The future abundance of cores on a singl...
Michael L. Chu, Rajiv A. Ravindran, Scott A. Mahlk...