Sciweavers

509 search results - page 16 / 102
» Chip Multi-Processor Generator
Sort
View
CODES
2005
IEEE
13 years 10 months ago
FIDES: an advanced chip multiprocessor platform for secure next generation mobile terminals
We propose a secure platform on a chip multiprocessor, known as FIDES, in order to enable next generation mobile terminals to execute downloaded native applications for Linux. Its...
Hiroaki Inoue, Akihisa Ikeno, Masaki Kondo, Junji ...
ASPDAC
2005
ACM
103views Hardware» more  ASPDAC 2005»
13 years 10 months ago
MAIA: a framework for networks on chip generation and verification
- The increasing complexity of SoCs makes networks on chip (NoC) a promising substitute for busses and dedicated wires interconnection schemes. However, new tools need to be develo...
Luciano Ost, Aline Mello, José Palma, Ferna...
CSREAESA
2006
13 years 9 months ago
Chip OS: new architecture for next generation embedded system
Nowadays embedded system, hardware/software technology has progressed prosperously. In many field of industrial manufacture and people life, embedded system is indispensable. Rece...
Tianzhou Chen, Yi Lian, Wei Hu
VLSID
2002
IEEE
95views VLSI» more  VLSID 2002»
14 years 8 months ago
Design of an On-Chip Test Pattern Generator without Prohibited Pattern Set (PPS)
| This paper reports the design of a Test Pattern Generator (TPG) for VLSI circuits. The onchip TPG is so designed that it generates test patterns while avoiding generation of a gi...
Niloy Ganguly, Biplab K. Sikdar, Parimal Pal Chaud...
ASAP
2006
IEEE
131views Hardware» more  ASAP 2006»
13 years 11 months ago
A Generic Multi-Phase On-Chip Traffic Generation Environment
We present hereafter a framework for on-chip traffic generation and networks-on-chip performance evaluation. This framework is based on a traffic generator that has three importan...
Antoine Scherrer, Antoine Fraboulet, Tanguy Risset