Sciweavers

3395 search results - page 547 / 679
» Circuit-aware architectural simulation
Sort
View
DAC
2000
ACM
16 years 4 months ago
Code compression for low power embedded system design
erse approaches at all levels of abstraction starting from the physical level up to the system level. Experience shows that a highlevel method may have a larger impact since the de...
Haris Lekatsas, Jörg Henkel, Wayne Wolf
171
Voted
HPCA
2005
IEEE
16 years 4 months ago
Unbounded Transactional Memory
Hardware transactional memory should support unbounded transactions: transactions of arbitrary size and duration. We describe a hardware implementation of unbounded transactional ...
C. Scott Ananian, Krste Asanovic, Bradley C. Kuszm...
128
Voted
HPCA
2003
IEEE
16 years 4 months ago
Dynamic Optimization of Micro-Operations
Inherent within complex instruction set architectures such as x86 are inefficiencies that do not exist in a simpler ISAs. Modern x86 implementations decode instructions into one o...
Brian Slechta, David Crowe, Brian Fahs, Michael Fe...
NCA
2008
IEEE
15 years 10 months ago
FOSeL: Filtering by Helping an Overlay Security Layer to Mitigate DoS Attacks
Denial of service (DoS) attacks are major threat against availability in the Internet. A large number of countermeasure techniques try to detect attack and then filter out DoS at...
Hakem Beitollahi, Geert Deconinck
142
Voted
CONEXT
2006
ACM
15 years 10 months ago
Mobile agents based framework for routing and congestion control in mobile ad hoc networks
In this paper, we present a Mobile Agents based Framework for Routing and Congestion control in Mobile Ad Hoc Networks (MAFRC). The framework uses a cross-layer design approach wh...
H. M. P. Shekhar, K. S. Ramanatha