Sciweavers

3395 search results - page 86 / 679
» Circuit-aware architectural simulation
Sort
View
ICRA
2010
IEEE
134views Robotics» more  ICRA 2010»
15 years 2 months ago
Peer-to-peer control architecture for multiuser haptic collaboration over undirected delayed packet-switching network
— We propose a novel peer-to-peer distributed control architecture for shared haptic collaboration among remotely-located users over undirected packet-switching network (e.g. Int...
Dongjun Lee, Ke Huang
GECCO
2000
Springer
109views Optimization» more  GECCO 2000»
15 years 8 months ago
GP+Echo+Subsumption = Improved Problem Solving
Real-time, adaptive control is a difficult problem that can be addressed by EC architectures. We are interested in incorporating into an EC architecture some of the features that ...
William F. Punch, W. M. Rand
CAMP
2005
IEEE
15 years 6 months ago
Energy/Performance Evaluation of the Multithreaded Extension of a Multicluster VLIW Processor
Abstract— In this paper we address the problem of the architectural exploration from the energy/performance point of view of a VLIW processor for embedded systems. We also consid...
Domenico Barretta, Gianluca Palermo, Mariagiovanna...
TVLSI
2010
14 years 11 months ago
Design and Implementation of a Sort-Free K-Best Sphere Decoder
:- This paper describes the design and VLSI architecture for a 4x4 breadth first K-Best MIMO decoder using a 64 QAM scheme. A novel sort free approach to path extension, as well as...
Sudip Mondal, Ahmed M. Eltawil, Chung-An Shen, Kha...
ARVLSI
1995
IEEE
146views VLSI» more  ARVLSI 1995»
15 years 8 months ago
Array-of-arrays architecture for parallel floating point multiplication
This paper presents a new architecture style for the design of a parallel floating point multiplier. The proposed architecture is a synergy of trees and arrays. Architectural mod...
H. Dhanesha, K. Falakshahi, Mark Horowitz