Sciweavers

159 search results - page 21 / 32
» Code Synthesis for Timed Automata
Sort
View
CODES
2007
IEEE
14 years 3 months ago
Simultaneous synthesis of buses, data mapping and memory allocation for MPSoC
Heterogeneous multiprocessors are emerging as the dominant implementation approach to embedded multiprocessor systems. In addition to having processing elements suited to the targ...
Brett H. Meyer, Donald E. Thomas
CODES
2005
IEEE
14 years 2 months ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...
IPPS
2007
IEEE
14 years 3 months ago
From Hardware to Software Synthesis of Linear Feedback Shift Registers
Linear Feedback Shift Registers (LFSRs) have always received considerable attention in computer science especially in coding theory and in cryptography. The scope of applications ...
Cédric Lauradoux
ICMCS
2006
IEEE
142views Multimedia» more  ICMCS 2006»
14 years 2 months ago
Music Signal Synthesis using Sinusoid Models and Sliding-Window Esprit
This paper proposes a music signal synthesis scheme that is based on sinusoid modeling and sliding-window ESPRIT. Despite widely used audio coding standards, effectively synthesiz...
Anders Gunnarsson, Irene Gu
EUROMICRO
1999
IEEE
14 years 1 months ago
Software Synthesis for System Level Design Using Process Execution Trees
Software synthesis for system level design languages becomes feasible because the current technology, pricing and application trends will most likely alleviate the industrial empha...
Leo J. van Bokhoven, Jeroen Voeten, Marc Geilen