Sciweavers

24 search results - page 1 / 5
» Code generation for fixed-point DSPs
Sort
View
DAC
1999
ACM
14 years 7 months ago
Constraint Driven Code Selection for Fixed-Point DSPs
Abstract? Fixed-point DSPs are a class of embedded processors with highly irregular architectures. This irregularity makes it difficult to generate high-quality machine code from p...
Steven Bashford, Rainer Leupers
CC
1999
Springer
320views System Software» more  CC 1999»
13 years 11 months ago
Floating Point to Fixed Point Conversion of C Code
In processors that do not support floating-point instructions, using fixed-point arithmetic instead of floating-point emulation trades off computation accuracy for execution spe...
Andrea G. M. Cilio, Henk Corporaal
DATE
2004
IEEE
122views Hardware» more  DATE 2004»
13 years 10 months ago
Phase Coupled Code Generation for DSPs Using a Genetic Algorithm
The growing use of digital signal processors (DSPs) in embedded systems necessitates the use of optimizing compilers supporting special hardware features. Due to the irregular arc...
Markus Lorenz, Peter Marwedel
TODAES
1998
61views more  TODAES 1998»
13 years 6 months ago
Code generation for fixed-point DSPs
Guido Araujo, Sharad Malik
ISSS
1995
IEEE
96views Hardware» more  ISSS 1995»
13 years 10 months ago
Time-constrained code compaction for DSPs
{DSP algorithms in most cases are subject to hard real-time constraints. In case of programmable DSP processors, meeting those constraints must be ensured by appropriate code gener...
Rainer Leupers, Peter Marwedel