Sciweavers

65 search results - page 9 / 13
» Compact Reduced Order Modeling for Multiple-Port Interconnec...
Sort
View
ICCD
2006
IEEE
86views Hardware» more  ICCD 2006»
14 years 4 months ago
Interconnect Matching Design Rule Inferring and Optimization through Correlation Extraction
— New back-end design for manufacturability rules have brought guarantee rules for interconnect matching. These rules indicate a certain capacitance matching guarantee given spac...
Rasit Onur Topaloglu, Andrew B. Kahng
DATE
2002
IEEE
96views Hardware» more  DATE 2002»
14 years 19 days ago
A Linear-Centric Simulation Framework for Parametric Fluctuations
The relative tolerances for interconnect and device parameter variations have not scaled with feature sizes which have brought about significant performance variability. As we sca...
Emrah Acar, Sani R. Nassif, Lawrence T. Pileggi
ICCAD
2004
IEEE
138views Hardware» more  ICCAD 2004»
14 years 4 months ago
A thermal-driven floorplanning algorithm for 3D ICs
As the technology progresses, interconnect delays have become bottlenecks of chip performance. Three dimensional (3D) integrated circuits are proposed as one way to address this p...
Jason Cong, Jie Wei, Yan Zhang
QEST
2010
IEEE
13 years 5 months ago
Canonical Form Based MAP(2) Fitting
The importance of the order two Markovian arrival process (MAP(2)) comes from its compactness, serving either as arrival or service process in applications, and from the nice prope...
Levente Bodrog, Peter Buchholz, Jan Kriege, Mikl&o...
ISCA
1992
IEEE
111views Hardware» more  ISCA 1992»
13 years 11 months ago
Lazy Release Consistency for Software Distributed Shared Memory
Relaxed memory consistency models, such as release consistency, were introduced in order to reduce the impact of remote memory access latency in both software and hardware distrib...
Peter J. Keleher, Alan L. Cox, Willy Zwaenepoel