Sciweavers

20197 search results - page 13 / 4040
» Comparing Computational Power
Sort
View
CASES
2001
ACM
13 years 11 months ago
Comparing power consumption of an SMT and a CMP DSP for mobile phone workloads
Stefanos Kaxiras, Girija J. Narlikar, Alan D. Bere...
FPL
2008
Springer
98views Hardware» more  FPL 2008»
13 years 9 months ago
Comparing throughput and power consumption in both sequential and reconfigurable processors
Recent improvements in the memory capacity of Field Programmable Gate Arrays (FPGAs) have spurred interest in using the devices for arithmetic floating-point operations. However, ...
Kevin K. Liu, Charles B. Cameron, Antal A. Sarkady
ISCAS
2007
IEEE
92views Hardware» more  ISCAS 2007»
14 years 1 months ago
A Study on Impact of Leakage Current on Dynamic Power
— Scaling of CMOS technologies has led to dramatic increase in sub-threshold, gate and reverse biased junction band-to-band-tunneling (BTBT) leakage. Leakage current has now beco...
Ashesh Rastogi, Kunal P. Ganeshpure, Sandip Kundu
IPPS
1998
IEEE
13 years 11 months ago
Evaluation of a Low-Power Reconfigurable DSP Architecture
Abstract. Programmability is an important capability that provides flexible computing devices, but it incurs significant performance and power penalties. We have proposed an archit...
Arthur Abnous, Katsunori Seno, Yuji Ichikawa, Marl...