Sciweavers

1008 search results - page 36 / 202
» Compiler Technology for Two Novel Computer Architectures
Sort
View
DAC
2006
ACM
14 years 9 months ago
Efficient SAT-based Boolean matching for FPGA technology mapping
Most FPGA technology mapping approaches either target Lookup Tables (LUTs) or relatively simple Programmable Logic Blocks (PLBs). Considering networks of PLBs during technology map...
Sean Safarpour, Andreas G. Veneris, Gregg Baeckler...
DAC
1998
ACM
14 years 9 months ago
Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs
The logic blocks CLBs of a lookup table LUT based FPGA consist of one or more LUTs, possibly of di erent sizes. In this paper, we focus on technology mapping for CLBs with several...
Madhukar R. Korupolu, K. K. Lee, D. F. Wong
DOA
2000
116views more  DOA 2000»
13 years 9 months ago
Jini Technology Applied to Railway Systems
In the world of pervasive computing where large management systems, as well as small devices, all become interconnected, the problem of the configuration and management of network...
Txomin Nieva, Andreas Fabri, Abdenbi Benammour
IPPS
2007
IEEE
14 years 2 months ago
Optimizing the Fast Fourier Transform on a Multi-core Architecture
The rapid revolution in microprocessor chip architecture due to multicore technology is presenting unprecedented challenges to the application developers as well as system softwar...
Long Chen, Ziang Hu, Junmin Lin, Guang R. Gao
ECCV
2004
Springer
14 years 10 months ago
What Do Four Points in Two Calibrated Images Tell Us about the Epipoles?
Suppose that two perspective views of four world points are given, that the intrinsic parameters are known, but the camera poses and the world point positions are not. We prove tha...
David Nistér, Frederik Schaffalitzky