Sciweavers

1198 search results - page 3 / 240
» Compiling for EDGE Architectures
Sort
View
ISCAS
2005
IEEE
132views Hardware» more  ISCAS 2005»
14 years 1 months ago
High efficiency wide bandwidth power supplies for GSM and EDGE RF power amplifiers
—This paper presents and compares three circuit architectures that are promising candidates to efficiently and dynamically supply GSM and EDGE RF power amplifiers in handsets. Th...
Yushan Li, Dragan Maksimovic
FPLE
1995
13 years 11 months ago
Compiler Construction Using Scheme
This paper describes a course in compiler design that focuses on the Scheme implementation of a Scheme compiler that generates native assembly code for a real architecture. The co...
Eric Hilsdale, J. Michael Ashley, R. Kent Dybvig, ...
MICRO
2002
IEEE
104views Hardware» more  MICRO 2002»
14 years 13 days ago
Compiling for instruction cache performance on a multithreaded architecture
Instruction cache aware compilation seeks to lay out a program in memory in such a way that cache conflicts between procedures are minimized. It does this through profile-driven...
Rakesh Kumar, Dean M. Tullsen
IEEEPACT
2008
IEEE
14 years 1 months ago
Feature selection and policy optimization for distributed instruction placement using reinforcement learning
Communication overheads are one of the fundamental challenges in a multiprocessor system. As the number of processors on a chip increases, communication overheads and the distribu...
Katherine E. Coons, Behnam Robatmili, Matthew E. T...
MICRO
2000
IEEE
137views Hardware» more  MICRO 2000»
13 years 12 months ago
Relational profiling: enabling thread-level parallelism in virtual machines
Virtual machine service threads can perform many tasks in parallel with program execution such as garbage collection, dynamic compilation, and profile collection and analysis. Har...
Timothy H. Heil, James E. Smith