Sciweavers

903 search results - page 92 / 181
» Completeness Results for Memory Logics
Sort
View
DAC
2002
ACM
14 years 9 months ago
Scheduler-based DRAM energy management
Previous work on DRAM power-mode management focused on hardware-based techniques and compiler-directed schemes to explicitly transition unused memory modules to low-power operatin...
Victor Delaluz, Anand Sivasubramaniam, Mahmut T. K...
ICCAD
1996
IEEE
119views Hardware» more  ICCAD 1996»
14 years 1 months ago
An algorithm for synthesis of system-level interface circuits
We describe an algorithm for the synthesis and optimization of interface circuits for embedded system components such as microprocessors, memory ASIC, and network subsystems with ...
Ki-Seok Chung, Rajesh K. Gupta, C. L. Liu
ACIVS
2005
Springer
14 years 2 months ago
Flexible Storage of Still Images with a Perceptual Quality Criterion
The purpose of the paper is to introduce a new method for flexible storage of still images. The complete design of the system is described with the scalable encoding, the distorti...
Vincent Ricordel, Patrick Le Callet, Mathieu Carne...
ATS
2000
IEEE
116views Hardware» more  ATS 2000»
14 years 1 months ago
An experimental analysis of spot defects in SRAMs: realistic fault models and tests
: In this paper a complete analysis of spot defects in industrial SRAMs will be presented. All possible defects are simulated, and the resulting electrical faults are transformed i...
Said Hamdioui, A. J. van de Goor
VLSID
1996
IEEE
133views VLSI» more  VLSID 1996»
14 years 1 months ago
Allocation and Binding in Data Path Synthesis Using a Genetic Algorithm Approach
A technique for allocatzon and binding for data path synthesis (DPS) using a Genetic Algorithm (GA) approach has been developed. The proposed genetic algorithm uses a non-conventi...
Chittaranjan A. Mandal, P. P. Chakrabarti, Sujoy G...