Sciweavers

1474 search results - page 22 / 295
» Computing in Memory Architectures for Digital Image Processi...
Sort
View

Book
996views
16 years 11 months ago
The Scientist and Engineer's Guide to Digital Signal Processing
"The world of science and engineering is filled with signals: images from remote space probes, voltages generated by the heart and brain, radar and sonar echoes, seismic vibra...
Steve Smith
ISCAS
2005
IEEE
156views Hardware» more  ISCAS 2005»
15 years 8 months ago
Optimal 2 sub-bank memory architecture for bit plane coder of JPEG2000
—JPEG2000 image compression standard is designed to cater the needs of a large span of applications including numerous consumer products. However, its use is still restricted due...
Amit Kumar Gupta, Saeid Nooshabadi, David S. Taubm...
100
Voted
DATE
2006
IEEE
171views Hardware» more  DATE 2006»
15 years 8 months ago
Dynamic bit-width adaptation in DCT: image quality versus computation energy trade-off
We present a dynamic bit-width adaptation scheme in DCT applications for efficient trade-off between image quality and computation energy. Based on sensitivity differences of 64 ...
Jongsun Park, Jung Hwan Choi, Kaushik Roy
ISSS
2002
IEEE
126views Hardware» more  ISSS 2002»
15 years 7 months ago
Unifying Memory and Processor Wrapper Architecture in Multiprocessor SoC Design
In this paper, we present a new methodology for application specific multiprocessor system-on-chip design. This approach facilitates the integration of existing components with th...
Ahmed Amine Jerraya, Damien Lyonnard, Samy Meftali...
SAC
2010
ACM
15 years 24 days ago
The 'Dresden Image Database' for benchmarking digital image forensics
This paper introduces and documents a novel image database specifically built for the purpose of development and benchmarking of camera-based digital forensic techniques. More th...
Thomas Gloe, Rainer Böhme