Sciweavers

1602 search results - page 157 / 321
» Database Architectures for New Hardware
Sort
View
ISCAS
2006
IEEE
70views Hardware» more  ISCAS 2006»
14 years 3 months ago
A portable all-digital pulsewidth control loop for SOC applications
—A cell-based all-digital PWCL is presented in this paper. To improve design effort as well as facilitate systemlevel integration, the new design can be developed in hardware des...
Wei Wang, I-Chyn Wey, Chia-Tsun Wu, An-Yeu Wu
DFT
2003
IEEE
79views VLSI» more  DFT 2003»
14 years 2 months ago
Hybrid BIST Using an Incrementally Guided LFSR
A new hybrid BIST scheme is proposed which is based on using an “incrementally guided LFSR.” It very efficiently combines external deterministic data from the tester with on-c...
C. V. Krishna, Nur A. Touba
ISCAS
2003
IEEE
129views Hardware» more  ISCAS 2003»
14 years 2 months ago
SONICmole: a debugging environment for the UltraSONIC reconfigurable computer
Reconfigurable Computers based on a combination of conventional microprocessors and Field Programmable Gate Arrays (FPGAs) presents new challenges to designers. Debugging on such ...
Theerayod Wiangtong, Chun Te Ewe, Peter Y. K. Cheu...
ICES
2001
Springer
117views Hardware» more  ICES 2001»
14 years 1 months ago
A Self-Repairing and Self-Healing Electronic Watch: The BioWatch
Abstract. The Embryonics project is inspired by some of the basic processes of molecular biology, such as the embryonic development of living beings. Transposing these processes in...
André Stauffer, Daniel Mange, Gianluca Temp...
ICCAD
2000
IEEE
148views Hardware» more  ICCAD 2000»
14 years 1 months ago
Coupling-Driven Signal Encoding Scheme for Low-Power Interface Design
Coupling effects between on-chip interconnects must be addressed in ultra deep submicron VLSI and system-on-a-chip (SoC) designs. A new low-power bus encoding scheme is proposed t...
Ki-Wook Kim, Kwang-Hyun Baek, Naresh R. Shanbhag, ...