665 search results - page 32 / 133 » Design and Analysis of a Dynamically Reconfigurable Network ... |
WSC
1998
13 years 10 months ago
1998
Intel's new processors in mid-1997 were a dramatic increased in speed and size over their ancestors. The increased size caused box volume to increase beyond the capacity of t...
CODES
2002
IEEE
14 years 2 months ago
2002
IEEE
High-speed serial network interfaces are gaining wide use in connecting multiple processors and peripherals in modern embedded systems, thanks to their size advantage and power ef...
APCCAS
2006
IEEE
14 years 23 days ago
2006
IEEE
A new low offset dynamic comparator for high resolution high speed analog-to-digital application has been designed. Inputs are reconfigured from the typical differential pair compa...
DATE
2009
IEEE
14 years 3 months ago
2009
IEEE
Multi-core architectures are increasingly being adopted in the design of emerging complex embedded systems. Key issues of designing such systems are on-chip interconnects, memory a...
SECON
2010
IEEE
13 years 7 months ago
2010
IEEE
Abstract--This paper considers the novel area of quality-ofinformation (QoI)-aware network management of multitasking wireless sensor networks (WSNs). Specifically, it provides an ...