Sciweavers

1084 search results - page 30 / 217
» Design and Evaluation of a Selective Compressed Memory Syste...
Sort
View
134
Voted
IPPS
2006
IEEE
15 years 10 months ago
A distributed paging RAM grid system for wide-area memory sharing
Memory-intensive applications often suffer from the poor performance of disk swapping when memory is inadequate. Remote memory sharing schemes, which provide a remote memory that ...
Rui Chu, Nong Xiao, Yongzhen Zhuang, Yunhao Liu, X...
HIPEAC
2010
Springer
15 years 1 months ago
Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems
We propose a new design for an energy-efficient hardware transactional memory (HTM) system for power-aware embedded devices. Prior hardware transactional memory designs proposed a ...
Cesare Ferri, Samantha Wood, Tali Moreshet, R. Iri...
ISCA
2000
IEEE
121views Hardware» more  ISCA 2000»
15 years 8 months ago
Selective, accurate, and timely self-invalidation using last-touch prediction
Communication in cache-coherent distributed shared memory (DSM) often requires invalidating (or writing back) cached copies of a memory block, incurring high overheads. This paper...
An-Chow Lai, Babak Falsafi
117
Voted
GLVLSI
2009
IEEE
186views VLSI» more  GLVLSI 2009»
15 years 10 months ago
Bitmask-based control word compression for NISC architectures
Implementing a custom hardware is not always feasible due to cost and time considerations. No instruction set computer (NISC) architecture is one of the promising direction to des...
Chetan Murthy, Prabhat Mishra
115
Voted
ICCD
2008
IEEE
158views Hardware» more  ICCD 2008»
16 years 26 days ago
Design and evaluation of an optical CPU-DRAM interconnect
— We present OCDIMM (Optically Connected DIMM), a CPU-DRAM interface that uses multiwavelength optical interconnects. We show that OCDIMM is more scalable and offers higher bandw...
Amit Hadke, Tony Benavides, Rajeevan Amirtharajah,...