Sciweavers

862 search results - page 133 / 173
» Design and Implementation of the TRIPS Primary Memory System
Sort
View
DAC
2006
ACM
14 years 8 months ago
A parallelized way to provide data encryption and integrity checking on a processor-memory bus
This paper describes a novel engine, called PE-ICE (Parallelized Encryption and Integrity Checking Engine), enabling to guarantee confidentiality and integrity of data exchanged b...
Reouven Elbaz, Lionel Torres, Gilles Sassatelli, P...
ECTEL
2007
Springer
14 years 1 months ago
Creation of Lithuanian Digital Library of Educational Resources and Services: the Hypothesis, Contemporary Practice, and Future
Currently national digital library of educational resources and services (DLE) for primary and secondary education is under implementation in Lithuania. The article aims to analyse...
Eugenijus Kurilovas, Svetlana Kubilinskiene
ICCAD
2008
IEEE
109views Hardware» more  ICCAD 2008»
14 years 4 months ago
Verifying external interrupts of embedded microprocessor in SoC with on-chip bus
—The microprocessor verification challenge becomes higher in the on-chip bus (OCB) than in the unit-level. Especially for the external interrupts, since they interface with othe...
Fu-Ching Yang, Jing-Kun Zhong, Ing-Jer Huang
VLSISP
1998
128views more  VLSISP 1998»
13 years 7 months ago
A Low Power DSP Engine for Wireless Communications
This paper describes the architecture and the performance of a new programmable 16-bit Digital Signal Processor (DSP) engine. It is developed specifically for next generation wire...
Ingrid Verbauwhede, Mihran Touriguian
PVLDB
2010
117views more  PVLDB 2010»
13 years 5 months ago
Building Disclosure Risk Aware Query Optimizers for Relational Databases
Many DBMS products in the market provide built in encryption support to deal with the security concerns of the organizations. This solution is quite effective in preventing data ...
Mustafa Canim, Murat Kantarcioglu, Bijit Hore, Sha...