Sciweavers

254 search results - page 37 / 51
» Design and VLSI Implementation of a Unified Synapse-Neuron A...
Sort
View
SBCCI
2005
ACM
123views VLSI» more  SBCCI 2005»
14 years 2 months ago
Fault tolerance overhead in network-on-chip flow control schemes
Flow control mechanisms in Network-on-Chip (NoC) architectures are critical for fast packet propagation across the network and for low idling of network resources. Buffer manageme...
Antonio Pullini, Federico Angiolini, Davide Bertoz...
CDVE
2007
Springer
124views Visualization» more  CDVE 2007»
14 years 2 months ago
"Integrare", a Collaborative Environment for Behavior-Oriented Design
In order to build complex, large-scale, dependable systems it is necessary to use a development environment with an integrated set of capabilities that supports editing and formal...
Lian Wen, Robert Colvin, Kai Lin, John Seagrott, N...
IPPS
1998
IEEE
14 years 23 days ago
Hyper Butterfly Network: A Scalable Optimally Fault Tolerant Architecture
Boundeddegreenetworks like deBruijn graphsor wrapped butterfly networks are very important from VLSI implementation point of view as well as for applications where the computing n...
Wei Shi, Pradip K. Srimani
DAC
2003
ACM
14 years 9 months ago
A survey of techniques for energy efficient on-chip communication
Interconnects have been shown to be a dominant source of energy consumption in modern day System-on-Chip (SoC) designs. With a large (and growing) number of electronic systems bei...
Vijay Raghunathan, Mani B. Srivastava, Rajesh K. G...
VLSID
2002
IEEE
149views VLSI» more  VLSID 2002»
14 years 9 months ago
Functional Partitioning for Low Power Distributed Systems of Systems-on-a-Chip
In this paper, we present a functional partitioning method for low power real-time distributed embedded systems whose constituent nodes are systems-on-a-chip (SOCs). The systemlev...
Yunsi Fei, Niraj K. Jha