Sciweavers

584 search results - page 110 / 117
» Design and implementation of correlating caches
Sort
View
VISUALIZATION
2005
IEEE
16 years 1 months ago
VisTrails: Enabling Interactive Multiple-View Visualizations
VisTrails is a new system that enables interactive multiple-view visualizations by simplifying the creation and maintenance of visualization pipelines, and by optimizing their exe...
Louis Bavoil, Steven P. Callahan, Carlos Eduardo S...
ACMMSP
2004
ACM
92views Hardware» more  ACMMSP 2004»
16 years 27 days ago
Instruction combining for coalescing memory accesses using global code motion
Instruction combining is an optimization to replace a sequence of instructions with a more efficient instruction yielding the same result in a fewer machine cycles. When we use it...
Motohiro Kawahito, Hideaki Komatsu, Toshio Nakatan...
MICRO
2003
IEEE
143views Hardware» more  MICRO 2003»
16 years 22 days ago
VSV: L2-Miss-Driven Variable Supply-Voltage Scaling for Low Power
Energy-efficient processor design is becoming more and more important with technology scaling and with high performance requirements. Supply-voltage scaling is an efficient way to...
Hai Li, Chen-Yong Cher, T. N. Vijaykumar, Kaushik ...
184
Voted
CASES
2003
ACM
16 years 21 days ago
A low-power accelerator for the SPHINX 3 speech recognition system
Accurate real-time speech recognition is not currently possible in the mobile embedded space where the need for natural voice interfaces is clearly important. The continuous natur...
Binu K. Mathew, Al Davis, Zhen Fang
ICCS
2003
Springer
16 years 20 days ago
Method Call Acceleration in Embedded Java Virtual Machines
Object oriented languages, in particular Java, use a frequent dynamic dispatch mechanism to search for the definition of an invoked method. A method could be defined in more than...
Mourad Debbabi, M. M. Erhioui, Lamia Ketari, Nadia...