Sciweavers

397 search results - page 75 / 80
» Designing Fast Asynchronous Circuits
Sort
View
ICCAD
2003
IEEE
122views Hardware» more  ICCAD 2003»
14 years 4 months ago
Weibull Based Analytical Waveform Model
Current CMOS technologies are characterized by interconnect lines with increased relative resistance w.r.t. driver output resistance. Designs generate signal waveshapes that are v...
Chirayu S. Amin, Florentin Dartu, Yehea I. Ismail
ISCAS
2006
IEEE
112views Hardware» more  ISCAS 2006»
14 years 1 months ago
Inductance extraction for general interconnect structures
As the operation frequency reaches gigahertz in very deep-submicron designs, the effect of on-chip inductance on circuit performance can no longer be neglected. Therefore, it is d...
Chun-Ying Lai, Shyh-Kang Jeng, Yao-Wen Chang, Chia...
SLIP
2005
ACM
14 years 1 months ago
A 3-D FPGA wire resource prediction model validated using a 3-D placement and routing tool
The interconnection architecture of FPGAs such as switches dominates performance of FPGAs. Three-dimensional integration of FPGAs overcomes interconnect limitations by allowing in...
Young-Su Kwon, Payam Lajevardi, Anantha P. Chandra...
ISCA
2003
IEEE
168views Hardware» more  ISCA 2003»
14 years 23 days ago
Temperature-Aware Microarchitecture
With power density and hence cooling costs rising exponentially, processor packaging can no longer be designed for the worst case, and there is an urgent need for runtime processo...
Kevin Skadron, Mircea R. Stan, Wei Huang, Sivakuma...
DATE
2010
IEEE
171views Hardware» more  DATE 2010»
14 years 17 days ago
Statistical static timing analysis using Markov chain Monte Carlo
—We present a new technique for statistical static timing analysis (SSTA) based on Markov chain Monte Carlo (MCMC), that allows fast and accurate estimation of the right-hand tai...
Yashodhan Kanoria, Subhasish Mitra, Andrea Montana...