2945 search results - page 103 / 589 » Designing and Implementing Malicious Hardware |
114
click to vote
FPL
2000
Springer
15 years 8 months ago
2000
Springer
Many applications can be modeled as subgraph isomorphism problems. However, this problem is generally NP-complete and difficult to compute. A custom computing circuit is a prospect...
144
click to vote
ISMVL
1998
IEEE
15 years 8 months ago
1998
IEEE
This paper provides a brief overview of semiconductor memory design from the perspective of the impact multiplevalued circuit techniques are making on modern day implementations. ...
161
click to vote
MSO
2003
15 years 5 months ago
2003
The use of sub-optimal digital systems can at times lead to high speed, efficient, costeffective structures that are sufficient to perform needed tasks. We describe here a system ...
131
click to vote
DSD
2010
IEEE
15 years 1 months ago
2010
IEEE
Asynchronous circuit implementations operating under strong constraints (DIMS, Direct Logic, some of NCL gates, etc.) are attractive due to: 1) regularity; 2) combined implementati...
107
click to vote
DATE
2010
IEEE
2010
IEEE
An error-correcting unordered code and hardware support for robust asynchronous global communication
15 years 9 months ago
A new delay-insensitive data encoding scheme for global asynchronous communication is introduced. The goal of this work is to combine the timing-robustness of delay-insensitive (i....