2945 search results - page 115 / 589 » Designing and Implementing Malicious Hardware |
154
click to vote
EGITALY
2006
15 years 6 months ago
2006
These latest years witnessed an impressive improvement of graphics hardware both in terms of features and in terms of computational power. This improvement can be easily observed ...
109
click to vote
GLOBECOM
2006
IEEE
15 years 10 months ago
2006
IEEE
— We present a field programmable gate array (FPGA) implementation of a turbo-like decoder for a serially concatenated pulse-position modulation (SCPPM) code. NASA developed thi...
164
Voted
VLSISP
2008
15 years 4 months ago
2008
This paper presents the design of an embedded automated digital video surveillance system with real-time performance. Hardware accelerators for video segmentation, morphological op...
129
Voted
DATE
2003
IEEE
15 years 10 months ago
2003
IEEE
One of the difficult problems which core-based systemon-chip (SoC) designs face is test access. For testing the cores in a SoC, a special mechanism is required, since they are no...
124
click to vote
ISCAS
2008
IEEE
15 years 11 months ago
2008
IEEE
—A full-custom design of AES SubByte module based on Sense Amplifier Based Logic is proposed in this paper. Power consumption of this design is independent of both value and sequ...