Sciweavers

2945 search results - page 577 / 589
» Designing and Implementing Malicious Hardware
Sort
View
VEE
2009
ACM
146views Virtualization» more  VEE 2009»
15 years 10 months ago
Demystifying magic: high-level low-level programming
r of high-level languages lies in their abstraction over hardware and software complexity, leading to greater security, better reliability, and lower development costs. However, o...
Daniel Frampton, Stephen M. Blackburn, Perry Cheng...
143
Voted
GLOBECOM
2009
IEEE
15 years 10 months ago
Sparse Decoding of Low Density Parity Check Codes Using Margin Propagation
—One of the key factors underlying the popularity of Low-density parity-check (LDPC) code is its iterative decoding algorithm that is amenable to efficient hardware implementati...
Ming Gu, Kiran Misra, Hayder Radha, Shantanu Chakr...
114
Voted
ASPLOS
2010
ACM
15 years 10 months ago
Cortical architectures on a GPGPU
As the number of devices available per chip continues to increase, the computational potential of future computer architectures grows likewise. While this is a clear benefit for f...
Andrew Nere, Mikko Lipasti
ASAP
2007
IEEE
133views Hardware» more  ASAP 2007»
15 years 10 months ago
GISP: A Transparent Superpage Support Framework for Linux
Though all of the current main-stream OSs have supported superpage to some extent, most of them need runtime information provided by applications, simulator or other tools. Transp...
Ning Qu, Yansong Zheng, Wei Cao, Xu Cheng
CODES
2007
IEEE
15 years 10 months ago
Reliable multiprocessor system-on-chip synthesis
This article presents a multiprocessor system-on-chip synthesis (MPSoC) algorithm that optimizes system mean time to failure. Given a set of directed acyclic periodic graphs of co...
Changyun Zhu, Zhenyu (Peter) Gu, Robert P. Dick, L...