Sciweavers

410 search results - page 64 / 82
» Diagonal routing in high performance microprocessor design
Sort
View
WOWMOM
2006
ACM
137views Multimedia» more  WOWMOM 2006»
14 years 1 months ago
Evaluating Context Information Predictability for Autonomic Communication
Delay tolerant and mobile ad hoc networks, present considerable challenges to the development of protocols and systems. In particular, the challenge of being able to cope with the...
Mirco Musolesi, Cecilia Mascolo
ISCA
2010
IEEE
210views Hardware» more  ISCA 2010»
14 years 14 days ago
An intra-chip free-space optical interconnect
Continued device scaling enables microprocessors and other systems-on-chip (SoCs) to increase their performance, functionality, and hence, complexity. Simultaneously, relentless s...
Jing Xue, Alok Garg, Berkehan Ciftcioglu, Jianyun ...
ICCAD
2009
IEEE
117views Hardware» more  ICCAD 2009»
13 years 5 months ago
Binning optimization based on SSTA for transparently-latched circuits
With increasing process variation, binning has become an important technique to improve the values of fabricated chips, especially in high performance microprocessors where transpa...
Min Gong, Hai Zhou, Jun Tao, Xuan Zeng
WICON
2008
13 years 8 months ago
A network mobility management scheme for fast QoS handover
The evolution of wireless access technologies has led to a new era of Mobile Internet. Network mobility, which considers the mobility of an entire network, is particularly suitabl...
Cheng-Wei Lee, Meng Chang Chen, Yeali S. Sun
TVLSI
2010
13 years 2 months ago
Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-
Program code in a computer system can be altered either by malicious security attacks or by various faults in microprocessors. At the instruction level, all code modifications are ...
Hai Lin, Yunsi Fei, Xuan Guan, Zhijie Jerry Shi