Sciweavers

89 search results - page 12 / 18
» Dynamic voltage and frequency scaling based on workload deco...
Sort
View
ISLPED
2005
ACM
87views Hardware» more  ISLPED 2005»
14 years 28 days ago
Runtime identification of microprocessor energy saving opportunities
High power consumption and low energy efficiency have become significant impediments to future performance improvements in modern microprocessors. This paper contributes to the so...
W. L. Bircher, M. Valluri, J. Law, L. K. John
DAC
2008
ACM
14 years 8 months ago
DVFS in loop accelerators using BLADES
Hardware accelerators are common in embedded systems that have high performance requirements but must still operate within stringent energy constraints. To facilitate short time-t...
Ganesh S. Dasika, Shidhartha Das, Kevin Fan, Scott...
CODES
2008
IEEE
13 years 9 months ago
Power reduction via macroblock prioritization for power aware H.264 video applications
As the importance of multimedia applications in hand-held devices increases, the computational strain and corresponding demand for energy in such devices continues to grow. Portab...
Michael A. Baker, Viswesh Parameswaran, Karam S. C...
SAC
2010
ACM
13 years 7 months ago
Load forecasting applied to soft real-time web clusters
Dynamic configuration techniques such as DVFS (Dynamic Voltage and Frequency Scaling) and turning on/off computers are well known ways to promote energy consumption reduction in w...
Carlos Santana, Julius C. B. Leite, Daniel Moss&ea...
TVLSI
2008
85views more  TVLSI 2008»
13 years 7 months ago
Low-Complexity Policies for Energy-Performance Tradeoff in Chip-Multi-Processors
Chip-Multi-Processors (CMP) utilize multiple energy-efficient Processing Elements (PEs) to deliver high performance while maintaining an efficient ratio of performance to energy-c...
A. Elyada, Ran Ginosar, Uri Weiser