Sciweavers

234 search results - page 20 / 47
» Dynamically Reconfigurable Vision-Chip Architecture
Sort
View
FPL
2005
Springer
96views Hardware» more  FPL 2005»
14 years 4 months ago
Dynamic Reconfiguration with hardwired Networks-on-Chip on future FPGAs
Due to their layered approach, Networks-on-Chip (NoC) are a promising communication backbone in the field of heterogeneous dynamically reconfigurable systems. In this paper a fu...
Ronald Hecht, Stephan Kubisch, Andreas Herrholtz, ...
FASE
1998
Springer
14 years 3 months ago
Specifying and Analyzing Dynamic Software Architectures
A critical issue for complex component-based systems design is the modeling and analysis of architecture. One of the complicating factors in developing architectural models is acc...
Robert Allen, Rémi Douence, David Garlan
DSD
2010
IEEE
221views Hardware» more  DSD 2010»
13 years 9 months ago
Modeling Reconfigurable Systems-on-Chips with UML MARTE Profile: An Exploratory Analysis
Reconfigurable FPGA based Systems-on-Chip (SoC) architectures are increasingly becoming the preferred solution for implementing modern embedded systems, due to their flexible natur...
Sana Cherif, Imran Rafiq Quadri, Samy Meftali, Jea...
VLSID
2006
IEEE
128views VLSI» more  VLSID 2006»
14 years 11 months ago
Custom Reconfigurable Architecture for Autonomous Fault-Recovery of MEMS Vibratory Sensor Electronics
This paper presents a novel custom-reconfigurable architecture, which is tailored to accomplish the electronic circuits associated with MEMS vibratory sensors. The paradigm of thi...
Evangelos F. Stefatos, Tughrul Arslan, Didier Keym...
MICRO
2000
IEEE
121views Hardware» more  MICRO 2000»
14 years 2 months ago
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures
Conventional microarchitectures choose a single memory hierarchy design point targeted at the average application. In this paper, we propose a cache and TLB layout and design that...
Rajeev Balasubramonian, David H. Albonesi, Alper B...