Sciweavers

333 search results - page 10 / 67
» EXACT: algorithm and hardware architecture for an improved A...
Sort
View
CHES
2005
Springer
155views Cryptology» more  CHES 2005»
14 years 2 months ago
Scalable Hardware for Sparse Systems of Linear Equations, with Applications to Integer Factorization
Motivated by the goal of factoring large integers using the Number Field Sieve, several special-purpose hardware designs have been recently proposed for solving large sparse system...
Willi Geiselmann, Adi Shamir, Rainer Steinwandt, E...
ASPDAC
1998
ACM
81views Hardware» more  ASPDAC 1998»
14 years 20 days ago
A Heuristic Algorithm to Design AND-OR-EXOR Three-Level Networks
—An AND-OR-EXOR network, where the output EXOR gate has only two inputs, is one of the simplest three-level architecture. This network realizes an EXOR of two sum-of-products exp...
Debatosh Debnath, Tsutomu Sasao
JCP
2008
119views more  JCP 2008»
13 years 8 months ago
Performance Comparisons, Design, and Implementation of RC5 Symmetric Encryption Core using Reconfigurable Hardware
With the wireless communications coming to homes and offices, the need to have secure data transmission is of utmost importance. Today, it is important that information is sent con...
Omar S. Elkeelany, Adegoke Olabisi
CODES
2008
IEEE
14 years 2 months ago
Dynamic tuning of configurable architectures: the AWW online algorithm
Architectures with software-writable parameters, or configurable architectures, enable runtime reconfiguration of computing platforms to the applications they execute. Such dynami...
Chen Huang, David Sheldon, Frank Vahid
VISUALIZATION
2005
IEEE
14 years 2 months ago
General Purpose Computation on Graphics Hardware
The rapid increase in the performance of graphics hardware, coupled with recent improvements in its programmability, have made graphics hardware a compelling platform for computat...
Aaron E. Lefohn, Ian Buck, Patrick S. McCormick, J...