Sciweavers

279 search results - page 21 / 56
» Efficient Power Co-Estimation Techniques for System-on-Chip ...
Sort
View
ICCAD
1999
IEEE
95views Hardware» more  ICCAD 1999»
13 years 11 months ago
Dynamic power management using adaptive learning tree
Dynamic Power Management (DPM) is a technique to reduce power consumption of electronic systems by selectively shutting down idle components. The quality of the shutdown control a...
Eui-Young Chung, Luca Benini, Giovanni De Micheli
PDP
2010
IEEE
13 years 11 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...
MICRO
2000
IEEE
74views Hardware» more  MICRO 2000»
13 years 11 months ago
A framework for dynamic energy efficiency and temperature management
While technology is delivering increasingly sophisticated and powerful chip designs, it is also imposing alarmingly high energy requirements on the chips. One way to address this ...
Michael C. Huang, Jose Renau, Seung-Moon Yoo, Jose...
VLSID
2002
IEEE
149views VLSI» more  VLSID 2002»
14 years 7 months ago
Functional Partitioning for Low Power Distributed Systems of Systems-on-a-Chip
In this paper, we present a functional partitioning method for low power real-time distributed embedded systems whose constituent nodes are systems-on-a-chip (SOCs). The systemlev...
Yunsi Fei, Niraj K. Jha
ASPLOS
2012
ACM
12 years 3 months ago
Reflex: using low-power processors in smartphones without knowing them
To accomplish frequent, simple tasks with high efficiency, it is necessary to leverage low-power, microcontroller-like processors that are increasingly available on mobile systems...
Felix Xiaozhu Lin, Zhen Wang, Robert LiKamWa, Lin ...