Sciweavers

279 search results - page 22 / 56
» Efficient Power Co-Estimation Techniques for System-on-Chip ...
Sort
View
CASES
2007
ACM
14 years 15 days ago
Performance-driven syntax-directed synthesis of asynchronous processors
The development of robust and efficient synthesis tools is important if asynchronous design is to gain more widespread acceptance. Syntax-directed translation is a powerful synthe...
Luis A. Plana, Doug A. Edwards, Sam Taylor, Luis A...
DAC
2003
ACM
14 years 9 months ago
Pushing ASIC performance in a power envelope
Power dissipation is becoming the most challenging design constraint in nanometer technologies. Among various design implementation schemes, standard cell ASICs offer the best pow...
Ruchir Puri, Leon Stok, John M. Cohn, David S. Kun...
CF
2007
ACM
14 years 15 days ago
Adaptive VP decay: making value predictors leakage-efficient designs for high performance processors
Energy-efficient microprocessor designs are one of the major concerns in both high performance and embedded processor domains. Furthermore, as process technology advances toward d...
Juan M. Cebrian, Juan L. Aragón, José...
DAC
2000
ACM
14 years 9 months ago
Power minimization using control generated clocks
In this paper we describe an area efficient power minimization scheme "Control Generated ClockingI` that saves significant amounts of power in datapath registers and clock dr...
M. Srikanth Rao, S. K. Nandy
WICON
2008
13 years 10 months ago
An experimental study on connectivity and topology control in real multi-hop wireless networks
Topology control by means of transmit power adjustment is a well-studied technique for improving the network capacity and energy efficiency of wireless ad hoc networks. In this pa...
Alvin C. Valera, Pius W. Q. Lee, Yew Fai Wong, Win...