Sciweavers

213 search results - page 18 / 43
» Engineering parallel applications with tunable architectures
Sort
View
PRESENCE
2010
76views more  PRESENCE 2010»
13 years 2 months ago
Modularity for Large Virtual Reality Applications
This paper focuses on the design of high performance VR applications. These applications usually involve various I/O devices and complex simulations. A parallel architecture or gri...
Jérémie Allard, Jean-Denis Lesage, B...
EDOC
2006
IEEE
14 years 1 months ago
Specifying and Controlling Multi-Channel Web Interfaces for Enterprise Applications
When building enterprise applications that need to be accessed through a variety of client devices, developers usually strive to implement most of the business logic device-indepen...
Matthias Book, Volker Gruhn
EUROPAR
2009
Springer
14 years 2 months ago
Searching for Concurrent Design Patterns in Video Games
The transition to multicore architectures has dramatically underscored the necessity for parallelism in software. In particular, while new gaming consoles are by and large multicor...
Micah J. Best, Alexandra Fedorova, Ryan Dickie, An...
DAC
2002
ACM
14 years 8 months ago
Exploiting operation level parallelism through dynamically reconfigurable datapaths
Increasing non-recurring engineering (NRE) and mask costs are making it harder to turn to hardwired Application Specific Integrated Circuit (ASIC) solutions for high performance a...
Zhining Huang, Sharad Malik
DATE
2006
IEEE
127views Hardware» more  DATE 2006»
14 years 1 months ago
ASIP architecture for multi-standard wireless terminals
This paper presents the Block Processing Engine (BPE), an Application Specific Instruction-Set Processor (ASIP) explicitly designed for the implementation of multistandard wireles...
Daniele Lo Iacono, J. Zory, Ettore Messina, N. Pia...