Sciweavers

710 search results - page 118 / 142
» Estimating design time for system circuits
Sort
View
ICRA
2007
IEEE
154views Robotics» more  ICRA 2007»
14 years 2 months ago
A Policy for Open-Loop Attenuation of Disturbance Effects Caused by Uncertain Ground Properties in Running
— Outside of the laboratory, accurate models of ground impact dynamics are either difficult or impossible to obtain. Instead, a rigid ground model is often used in gait and cont...
Jonathan W. Hurst, Benjamin Morris, Joel E. Chestn...
CASES
2009
ACM
14 years 3 months ago
An accelerator-based wireless sensor network processor in 130nm CMOS
Networks of ultra-low-power nodes capable of sensing, computation, and wireless communication have applications in medicine, science, industrial automation, and security. Over the...
Mark Hempstead, Gu-Yeon Wei, David Brooks
ICCAD
1999
IEEE
115views Hardware» more  ICCAD 1999»
14 years 23 days ago
Fast performance analysis of bus-based system-on-chip communication architectures
This paper addresses the problem of efficient and accurate performance analysis to drive the exploration and design of bus-based System-on-Chip (SOC) communication architectures. ...
Kanishka Lahiri, Anand Raghunathan, Sujit Dey
DAC
2010
ACM
13 years 11 months ago
Scalable specification mining for verification and diagnosis
Effective system verification requires good specifications. The lack of sufficient specifications can lead to misses of critical bugs, design re-spins, and time-to-market slips. I...
Wenchao Li, Alessandro Forin, Sanjit A. Seshia
DAC
2012
ACM
11 years 11 months ago
Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse
Due to the breakdown of Dennardian scaling, the percentage of a silicon chip that can switch at full frequency is dropping exponentially with each process generation. This utiliza...
Michael B. Taylor