1304 search results - page 87 / 261 » Evaluating Hardware Compilation Techniques |
144
click to vote
ISLPED
2005
ACM
15 years 10 months ago
2005
ACM
Disk power management is becoming increasingly important in high-end server and cluster type of environments that execute dataintensive applications. While hardware-only approache...
218
click to vote
MST
2010
14 years 11 months ago
2010
We consider triply-nested loops of the type that occur in the standard Gaussian elimination algorithm, which we denote by GEP (or the Gaussian Elimination Paradigm). We present tw...
130
click to vote
ICCAD
2003
IEEE
16 years 1 months ago
2003
IEEE
Modeling and simulating pipelined processors in procedural languages such as C/C++ requires lots of cost in handling concurrent events, which hinders fast simulation. A number of ...
132
click to vote
ECBS
2007
IEEE
15 years 10 months ago
2007
IEEE
The paper addresses software implementation of large sparse systems of Boolean functions. Fast evaluation of such functions with the smallest memory consumption is often required ...
132
click to vote
ISQED
2005
IEEE
15 years 10 months ago
2005
IEEE
In this paper, design and measurement results of a test chip that intends to evaluate differences between layout techniques for rectangular unit-capacitor arrays are introduced. P...