Sciweavers

307 search results - page 21 / 62
» Exception Handling: An Architecture Model and Utility Suppor...
Sort
View
WCRE
2009
IEEE
14 years 2 months ago
NTrace: Function Boundary Tracing for Windows on IA-32
—For a long time, dynamic tracing has been an enabling technique for reverse engineering tools. Tracing can not only be used to record the control flow of a particular component...
Johannes Passing, Alexander Schmidt, Martin von L&...
APLAS
2010
ACM
13 years 7 months ago
JNI Light: An Operational Model for the Core JNI
Abstract. Through foreign function interfaces (FFIs), software components in different programming languages interact with each other in the same address space. Recent years have w...
Gang Tan
MICRO
2003
IEEE
258views Hardware» more  MICRO 2003»
14 years 26 days ago
LLVA: A Low-level Virtual Instruction Set Architecture
A virtual instruction set architecture (V-ISA) implemented via a processor-specific software translation layer can provide great flexibility to processor designers. Recent examp...
Vikram S. Adve, Chris Lattner, Michael Brukman, An...
SIGCOMM
2010
ACM
13 years 7 months ago
SwitchBlade: a platform for rapid deployment of network protocols on programmable hardware
We present SwitchBlade, a platform for rapidly deploying custom protocols on programmable hardware. SwitchBlade uses a pipeline-based design that allows individual hardware module...
Muhammad Bilal Anwer, Murtaza Motiwala, Muhammad M...
HPCA
2001
IEEE
14 years 8 months ago
Reevaluating Online Superpage Promotion with Hardware Support
fipical translation lookaside buffers (TLBs)can map a far smaller region of memory than application footprints demand, and the cost of handling TLB misses therefore limits the per...
Zhen Fang, Lixin Zhang, John B. Carter, Wilson C. ...