Sciweavers

276 search results - page 30 / 56
» Extremely Low-Power Logic
Sort
View
DATE
2010
IEEE
168views Hardware» more  DATE 2010»
14 years 22 days ago
A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs
Modern FPGAs have been designed with advanced integrated circuit techniques that allow high speed and low power performance, joined to reconfiguration capabilities. This makes new...
Luca Sterpone, Niccolò Battezzati
EMNETS
2007
13 years 11 months ago
SeeDTV: deployment-time validation for wireless sensor networks
Deployment of a wireless sensor network (WSN) system is a critical step because theoretical models and assumptions often differ from real environmental characteristics and perform...
H. Liu, Leo Selavo, John A. Stankovic
ISCA
1997
IEEE
93views Hardware» more  ISCA 1997»
13 years 11 months ago
The Energy Efficiency of IRAM Architectures
Portable systems demand energy efficiency in order to maximize battery life. IRAM architectures, which combine DRAM and a processor on the same chip in a DRAM process, are more en...
Richard Fromm, Stylianos Perissakis, Neal Cardwell...
ICCAD
1997
IEEE
171views Hardware» more  ICCAD 1997»
13 years 12 months ago
The disjunctive decomposition of logic functions
In this paper we present an algorithm for converting a BDD representation of a logic function into a multiple-level netlist of disjoint-support subfunctions. On the theoretical si...
Valeria Bertacco, Maurizio Damiani
SIGGRAPH
2010
ACM
13 years 11 months ago
Unified simulation of elastic rods, shells, and solids
We develop an accurate, unified treatment of elastica. Following the method of resultant-based formulation to its logical extreme, we derive a higher-order integration rule, or el...
Sebastian Martin, Peter Kaufmann, Mario Botsch, Ei...