Sciweavers

276 search results - page 7 / 56
» Extremely Low-Power Logic
Sort
View
INFOCOM
2007
IEEE
14 years 1 months ago
Using Low-Power Modes for Energy Conservation in Ethernet LANs
—Most Ethernet interfaces available for deployment in switches and hosts today can operate in a variety of different low power modes. However, currently these modes have very lim...
Maruti Gupta, Suresh Singh
ASAP
2004
IEEE
115views Hardware» more  ASAP 2004»
13 years 11 months ago
A Low-Power Carry Skip Adder with Fast Saturation
In this paper, we present the design of a carry skip adder that achieves low power dissipation and high-performance operation. The carry skip adder's delay and power dissipat...
Michael J. Schulte, Kai Chirca, John Glossner, Hao...
ITC
2003
IEEE
170views Hardware» more  ITC 2003»
14 years 25 days ago
Double-Tree Scan: A Novel Low-Power Scan-Path Architecture
In a scan-based system with a large number of flip-flops, a major component of power is consumed during scanshift and clocking operation in test mode. In this paper, a novel scan-...
Bhargab B. Bhattacharya, Sharad C. Seth, Sheng Zha...
DAC
1995
ACM
13 years 11 months ago
A Survey of Optimization Techniques Targeting Low Power VLSI Circuits
—We survey state-of-the-art optimization methods that target low power dissipation in VLSI circuits. Optimizations at the circuit, logic, architectural and system levels are cons...
Srinivas Devadas, Sharad Malik
DSD
2010
IEEE
126views Hardware» more  DSD 2010»
13 years 7 months ago
Low Power FPGA Implementations of 256-bit Luffa Hash Function
Low power techniques in a FPGA implementation of the hash function called Luffa are presented in this paper. This hash function is under consideration for adoption as standard. Tw...
Paris Kitsos, Nicolas Sklavos, Athanassios N. Skod...