Sciweavers

535 search results - page 10 / 107
» Fault tolerant high performance computing by a coding approa...
Sort
View
PADS
2006
ACM
14 years 1 months ago
Aurora: An Approach to High Throughput Parallel Simulation
A master/worker paradigm for executing large-scale parallel discrete event simulation programs over networkenabled computational resources is proposed and evaluated. In contrast t...
Alfred Park, Richard M. Fujimoto
DSN
2006
IEEE
14 years 1 months ago
Randomized Intrusion-Tolerant Asynchronous Services
Randomized agreement protocols have been around for more than two decades. Often assumed to be inefficient due to their high expected communication and time complexities, they ha...
Henrique Moniz, Nuno Ferreira Neves, Miguel Correi...
DFT
2009
IEEE
175views VLSI» more  DFT 2009»
14 years 2 months ago
Using RRNS Codes for Cluster Faults Tolerance in Hybrid Memories
Hybrid CMOS/non-CMOS memories, in short hybrid memories, have been lauded as future ultra-capacity data memories. Nonetheless, such memories are going to suffer from high degree o...
Nor Zaidi Haron, Said Hamdioui
DATE
1999
IEEE
71views Hardware» more  DATE 1999»
13 years 12 months ago
Self Recovering Controller and Datapath Codesign
As society has become more reliant on electronics, the need for fault tolerant ICs has increased. This has resulted in signi cant research into both fault tolerant controller desi...
Samuel Norman Hamilton, Alex Orailoglu, Andre Hert...
DAC
2005
ACM
14 years 8 months ago
High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trad
Device and interconnect fabrics at the nanoscale will have a density of defects and susceptibility to transient faults far exceeding those of current silicon technologies. In this...
Andrey V. Zykov, Elias Mizan, Margarida F. Jacome,...