Sciweavers

163 search results - page 15 / 33
» Features of Future Network Processor Architectures
Sort
View
MICRO
2008
IEEE
114views Hardware» more  MICRO 2008»
14 years 2 months ago
Toward a multicore architecture for real-time ray-tracing
Significant improvement to visual quality for real-time 3D graphics requires modeling of complex illumination effects like soft-shadows, reflections, and diffuse lighting intera...
Venkatraman Govindaraju, Peter Djeu, Karthikeyan S...
HPCA
2007
IEEE
14 years 8 months ago
A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures
It is widely accepted that transient failures will appear more frequently in chips designed in the near future due to several factors such as the increased integration scale. On t...
Ricardo Fernández Pascual, José M. G...
EUROMICRO
2004
IEEE
13 years 11 months ago
A Survey on Dependable Routing in Sensor Networks, Ad hoc Networks, and Cellular Networks
The class of wireless and mobile networks features a dissimilar set of characteristics and constraints compared to traditional fixed networks. The various dimensions of these char...
Matthias Hollick, Ivan Martinovic, Tronje Krop, Iv...
TPDS
2008
134views more  TPDS 2008»
13 years 7 months ago
Extending the TokenCMP Cache Coherence Protocol for Low Overhead Fault Tolerance in CMP Architectures
It is widely accepted that transient failures will appear more frequently in chips designed in the near future due to several factors such as the increased integration scale. On th...
Ricardo Fernández Pascual, José M. G...
CASES
2006
ACM
14 years 1 months ago
Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations
Rising interest in the applications of wireless sensor networks has spurred research in the development of computing systems for lowthroughput, energy-constrained applications. Un...
Mark Hempstead, Gu-Yeon Wei, David Brooks